

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 282 234 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
05.02.2003 Bulletin 2003/06

(51) Int Cl.7: H03L 7/089

(21) Application number: 01402070.5

(22) Date of filing: 31.07.2001

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

(72) Inventor: Bisanti, Biagio
FR-06600 Antibes (FR)

(74) Representative: Holt, Michael
Texas Instruments Ltd.,
800 Pavilion Drive,
Northampton Business Park
Northampton, Northamptonshire NN4 7YL (GB)

(71) Applicants:

- Texas Instruments Incorporated
Dallas, Texas 75251 (US)
Designated Contracting States:
AT BE CH CY DE DK ES FI GB GR IE IT LU MC
NL PT SE TR LI
- Texas Instruments France
06271 Villeneuve Loubet Cedex, Nice (FR)
Designated Contracting States:
FR

(54) Loop filter architecture

(57) A phase-lock loop (PLL) filter architecture includes a first charge pump (508) and a second charge pump (510). The second charge pump (510) operates in opposite phase of the first charge pump (508) in order

to take away excess charge from the loop filter capacitor(s). By using a second charge pump as described, the PLL filter does not require the use of a large capacitor and can therefore be integrated.




FIG. 5

EP 1 282 234 A1

Description

TECHNICAL FIELD OF THE INVENTION

[0001] This invention relates in general to the field of filters, and more specifically to a PLL loop filter that can be integrated. The loop filter can be used in a fully integrated PLL design such as a PLL synthesizer, etc.

BACKGROUND TO THE INVENTION

[0002] The biggest component in a type 2 PLL (using a three-state charge-pump) is the capacitor that provides the zero in the PLL transfer function. Given this capacitor's typical large capacitance value, it is not possible to integrate it, which in turn adds extra cost in manufacturing the PLL circuit. A need thus exist in the art for a filter architecture that allows for the integration of this capacitor and therefore provides for improved manufacturability of the PLL.

BRIEF DESCRIPTION OF THE DRAWINGS

[0003] The features of the present invention, which are believed to be novel, are set forth with particularity in the appended claims. The invention, may best be understood by reference to the following description, taken in conjunction with the accompanying drawings, in the several figures of which like reference numerals identify like elements, and in which:

FIG. 1 shows a block diagram of a prior art radio frequency synthesizer.

FIG. 2A shows an electrical model of a prior art loop filter.

FIG. 2B shows an electrical model of a loop filter.

FIG. 3 shows an AC simulation model used in simulating an embodiment of the present invention.

FIG.s 4A and 4B show the AC response of the simulation an embodiment of model of FIG. 3.

FIG. 5 shows a transient simulation model that uses the same PLL parameters as those used in the AC simulation model of FIG. 3.

FIG.s 6A shows a transient response simulation data at node CPout of FIG. 5.

FIG.s 6B and 6C show transient response simulation data at node "cntr" of FIG. 5.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0004] The present invention provides a way of reducing the value of the passive components used in a filter such as a type two, third order PLL loop filter. This in turn allows in many cases the complete integration of the loop filter. The architecture proposed in the preferred embodiment uses two charge-pumps that work with opposite phase and different values. Generally, in the in-

vention an on-chip current source (e.g., charge pump) provides the functionality of a large value (non-integratable) capacitor in a filter.

[0005] It is believed that the invention will be better understood from a consideration of the following description in conjunction with the drawing figures, in which like reference numerals are carried forward.

[0006] Referring now to FIG. 1, there is shown a schematic of a prior art radio frequency (RF) synthesizer architecture 100. The series resistor R2 and capacitor C2 provides a zero in the loop filter during the transient. The large value capacitor, C2 works like a big accumulator that receives any excess charge given from the charge pump to the capacitor C1. Capacitor C1 is generally an order of magnitude smaller than capacitor C2. Since capacitor C2 is located in parallel to the charge pump, it receives almost all the charge given by the charge pump. When the charge pump is in its third state, any excess charge is shared among all the capacitors (C1 and C2), with the time constant defined by the values of the capacitors and resistors.

[0007] In accordance with the present invention, capacitor C2 in FIG. 1 is eliminated or at least its value reduced enough so that it can be integrated into an integrated circuit. This is accomplished by using an additional current source such as a charge pump that works in the opposite phase as the charge pump in FIG. 1. It is worth noting that the complete elimination of capacitor C2 is not necessary, what is required is the reduction of its capacitance value enough so that it can be integrated. To show how this is accomplished, two loop filters are reviewed. The first loop filter is the one used in FIG. 1 and is highlighted in FIG. 2A, and the new loop filter in accordance with the invention is shown in FIG. 2B.

[0008] If the same current pulse is applied to the circuits in FIG. 2A and 2B we will need to calculate the pulse of current of the same length but opposite phase to be given to the circuit in FIG. 2B, shown by current I_6 , in order to get the same output voltage variation for the two circuits in the steady state condition of the capacitor, where $C_0 = C_2/K$. Given this, we set $I_0 = I_2$, $C_3 = C_1$ and $C_2 = K * C_0$. This gives the result of:

$$\frac{I_6}{I_0} = \frac{K-1}{K}$$

[0009] If for example, we want to reduce the capacitance value of capacitor C2 by a factor of 10, we have to use a current $I_6 = 0.9I_0$.

[0010] The above result is proved using two simulation models of a PLL loop used in an synthesizer, one model is for the open loop AC simulation used to test the loop stability which is shown in FIG. 3. A second model is used for a transient simulation which is shown in FIG. 5. In the AC model shown in FIG. 3, the main charge pump providing current I_p works in opposite phase compared with an auxiliary charge pump provid-

ing current I_r and exchanges charge with the loop filter though the node labeled "PIPPO". The parameters used with the AC model of fig.3 include, $I_{cp} = 400$ micro-ampere (μA), $K_v = 60$ MHz/V, $a = 0.75$ and $N = 2000$. The values of all the capacitors used in the loop filter are small enough to be capable of being integrated.

[0011] Results for the AC model shown in FIG. 3 are shown in FIG. 4A and 4B. In FIG. 4A the AC response in dB (decibels) versus frequency (Hertz) is shown, while in FIG. 4B the relationship of phase (degrees) versus frequency (Hertz) is shown. The simulation results show that the PLL is stable with 50 degrees of phase margin and 15 kHz of bandwidth.

[0012] In FIG. 5 there is shown a RF synthesizer used for transient simulation model. The PLL parameters used for this model are the same used in the AC simulation in FIG.3. The radio frequency synthesizer model 500 shown in FIG. 5 includes an oscillator 502. The output of the oscillator is then coupled to a divider 504 for reducing the frequency of the signal. A phase/frequency detector (PFD) 506 has an input port for receiving the output signal from divider 504. A main charge pump (CP) 508 is then coupled to the outputs of PFD 506, while a current source in the form of a second auxiliary charge pump 510 is coupled at its inputs in opposite fashion to CP 508 so that it can operate in opposite phase to CP 508.

[0013] Synthesizer 500 includes a loop filter section 520 in accordance with the invention section that uses a second charge pump 510 in order to reduce the value of one of the capacitors of the loop filter so that it may be integrated. A conventional VCO 516 is then coupled to the output of the loop filter and a second divider 518 is coupled between the VCO output and the return loop input to the PFD 506.

[0014] The results of the transient simulation model of FIG. 5 are shown in FIG.s 6A-6C. FIG. 6A shows the transient response at node CPout while FIG.s 6B and 6C show the transient response at node "cntr" 514. Although looking at the transient simulation data of FIG. 6C 300 it is not enough to lock the PLL in-phase, the control voltage at that point is very close to the final steady state voltage at the PLL locked condition.

[0015] The present invention provides a solution to the problem of how to integrate the large capacitor found in a filter such as some types of PLL loop filters. The invention allows for the reduction of at least a factor of 10 the size of the capacitor used, by using an a current source such as an auxiliary charge pump matched with the main one, but operating with opposite phase. Allowing for the integration of the loop filter's large capacitor, in turn allows for the design of a fully integrated PLL or RF synthesizer that are typically less expensive to manufacture than those using a prior art design requiring an off-chip capacitor. By using a second charge pump and no other active components, means less noise sources and hence better phase noise performance.

[0016] While the preferred embodiments of the inven-

tion have been illustrated and described, it will be clear that the invention is not so limited. Numerous modifications, changes, variations, substitutions and equivalents will occur to those skilled in the art without departing from the spirit and scope of the present invention.

Claims

1. A phase-lock-loop (PLL) architecture comprising:
 - a loop filter having at least one capacitor;
 - a first charge pump coupled to the loop filter; and
 - a second charge pump coupled to the loop filter, said second charge pump operating in substantially opposite phase to said first charge pump in order to reduce the value of the capacitor.
2. A PLL architecture as defined in claim 1, wherein the loop filter comprises:
 - an input port;
 - a first capacitor coupled to said input port;
 - a first resistor coupled to said input port;
 - a second capacitor coupled to the first resistor, said first resistor and second capacitors coupled in parallel to said first capacitor.
3. A PLL architecture as defined in claim 2, wherein the first charge pump is coupled to the loop filter's input port and the second charge pump is coupled between said first resistor and said second capacitor.
4. A PLL architecture as defined in claim 2, further comprising a voltage-controlled oscillator coupled to the loop filter.
5. A PLL architecture as defined in claim 1, wherein the loop filter comprises a type 2 PLL loop filter.
6. An integratable filter, comprising:
 - a first current source;
 - a filter section having an input and said first current source is coupled to the input, said filter section including at least one capacitor; and
 - a second current source operating in opposite phase to the first current source and coupled to the at least one capacitor in order to reduce any excess charge applied to the at least one capacitor.
7. An integratable filter as defined in claim 6 wherein said first and second current sources comprise charge pumps.

8. An integratable filter as defined in claim 7, wherein said filter section comprises a loop filter.

5

10

15

20

25

30

35

40

45

50

55




FIG. 2A
(PRIOR ART)




FIG. 2B
(PRIOR ART)




FIG. 3




FIG. 4A






FIG. 4B






FIG. 6A




FIG. 6B




FIG. 6C



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 01 40 2070

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 5 592 120 A (PALMER WYN ET AL) 7 January 1997 (1997-01-07) * column 2, line 1 - line 13 * * column 3, line 63 - column 5, line 61; figures 1-6 *	1-8	H03L7/089
X	GB 2 336 482 A (MOTOROLA ISRAEL LTD) 20 October 1999 (1999-10-20) * page 5, line 14 - page 7, line 15; figures *	1,6-8	
Y		2,4,5	
Y	US 6 064 274 A (EDWARDS STEPHEN D ET AL) 16 May 2000 (2000-05-16) * column 4, line 4 - line 19; figure 2 *	2,4,5	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			H03L
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 14 March 2002	Examiner Balbinot, H
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on or after the filing date D : document cited in the application L : document cited for other reasons A : technological background O : non-written disclosure P : intermediate document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category		S : member of the same patent family, corresponding document	

EPO FORM 1503 (03/02) (P/4/01)

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 01 40 2070

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

14-03-2002

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 5592120	A	07-01-1997	NONE		
GB 2336482	A	20-10-1999	NONE		
US 6064274	A	16-05-2000	US	6188268 B1	13-02-2001
			US	6304132 B1	16-10-2001
			US	6100726 A	08-08-2000
			US	6271716 B1	07-08-2001

EPC FORM P0453

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82